Abstract-the variation of electrical characteristics with nano size air gap variation between gates and channel of a pinch off lateral gate transistor were investigated using 3D Technology Computer Aided Design. It is found that smaller nanosize gaps which can be formed by approaching the lateral gates to the channel can improve the switching performance of the device significantly. Devices with different air gap demonstrate same on state current and maximum transconductance of 0.05 µS, however the on/off current ratio (I ON /I OFF ) is varied by three orders of magnitude. The parameters such as electric field and band energy variation are investigated in order to explain the variation of electrical characteristics by air gap variation.
INTRODUCTION
Transistors as one of the major elements of all modern digital logic devices need to be scaled down in order to improving the on state current, reducing the switching time and hence the logic delay. However, technical problem in fabrication process and new physical phenomena associated with scaling procedure of transistors introduces new challenges to the scaling process. Transistors with ultra-small size need ultra sharp doping concentration gradients in junctions which is really hard to be obtained in in new generation of transistors with small dimensions and ultra small channel length.
On the other hand, scaling of the gate oxide is hard to be attained due to the presence of gate leakage current, moreover scaling the gate length is hard to be demonstrated because of the short channel effect (SCE). The alternative techniques for fabrication and new device design have been introduced in the literature in order to overcome each of these obstacles. New class of transistors which known as Junctionless Transistors (JLTs) is introduced in order to overcome the problem of source/drain doping [1] [2] . High-k gate dielectrics is used for suppressing the direct tunneling current through gate oxides [3] . According to the new oxidation techniques the gate oxide thickness of the order of 1 nm can be achieved. An oxide thickness of 1.2 nm only a five atom thick oxide layer which means we are approaching a physical limit beyond which carrier tunneling current through the gate increases dramatically. Another issue associated with an excessively thin gate oxide is the loss of inversion charge, which leads to smaller gate capacitance and so smaller transconductance [4] [5] .
In order to obtain the optimal performance of transistors particularly from the circuit speed points of view still a lot of challenges are remained to be solved. Therefore, scaling is no longer the absolute solution for the circuit speed due to the interconnect delay and the difficulty of scaling transistors. In order to improve the circuit speed, reducing capacitance is more and more important [6] .
Devices with nano air gap can be used as an option for reducing the capacitance between gate and channel due to reduce in parasitic fringe capacitance. The air gap structure also helps in reducing the sub threshold slope and provides significant power saving in both the standby state and during switching operation [7] [8] . More application of nanosize air gap is reported in T-gate semiconducting carbon nanotube RF transistors [9] , Tetracene single-crystal FETs [10] , and organic FETs [11] . In this study, we report a comparison study of device called as Double Lateral Gate Junctionless Transistor (DGJLT), through 3D TCAD simulation. The device has double lateral gate and two symmetric nanosize air gaps which can modify the conduction properties of the channel. The transfer characteristics of device with two different gaps are calculated and the transconductance is extracted from its output. In order to deeply understand the effect of lateral gate and the impact of air gap variation different component of electric field along the carrier path, valence band edge energy, and recombination/generation rate of carriers are investigated.
II. METHODOLOGY
In this work, 3-D simulations of the DGJLTs were carried out by the Sentaurus 3-D device simulator [12] . Fig. 1 and 100 nm through the simulations, P-Si with 10 15 (cm -3 ) boron doped. All the active regions of the device have 100 nm thicknesses and all contacts work function is considered as 5.12 eV. The validation of the device with 100 nm gap with the experimental results already reported in [13] [14] .The simulations were carried out using hydrodynamic carrier transport model. Since all the physical dimensions considered in this study are above 10 nm which consider as the critical border between quantum and classical regions [15] [16] , it can be assumed that the hydrodynamic model is the most accurate model for simulation of DGJLTs in the present work. Besides the fundamental equations, the simulator implemented the dopingdependent Masetti model for mobility and doping dependence Shockley-Read-Hall recombination-generation to account for leakage current.
III. RESULTS AND DISCUSSION
Transfer characteristics of devices with two different air gaps of 50 and 100 nm between lateral gates and channel are presented in Fig. 2 (a) . It shows that the air gap is an important parameter in controlling the behavior of the device. As the gates get closer to the channel, carriers affect more significantly by the gates. This is in agreement with the model proposed [13, 17] in which explained that the pinch off effect of the device is mainly due to the electrostatic control of the carriers behavior by lateral gates effect. The on state current is same for two devices; however the off current is decrease by three orders of magnitude for device with smaller gap. Leakage current through gate and channel, which is more predominant in a solid insulator can be avoided by using nanosize air gaps [8] . The threshold voltage is approximately same for two devices, even though the device is biased with high gate voltage. In the devices with solid gate insulator such as a-Si TFTs at high gate voltage, the charge trapping in the insulator is the main cause of the threshold voltage shift [18] . It should be mention that the mechanism in low gate voltage is completely different in these devices. In low gate voltage the dominant mechanism is breaking bonds in the channel or the creation of new states with variation of the gate voltage [19] . In DGJLT, according to the air gap and just one interface with the BOX the amount of charge which can be trapped is negligible and the only source of threshold voltage shifts is breaking of the bonds. According to the physical dimensions of the channel and the crystallinity of the channel which kept untouched due to the fabrication of device with AFM nanolithography [17] , the threshold voltage shift is approximately same for two devices. The transconductance (g m =∂I D /∂V G ) of the DGJLTs with two different gaps as a function of gate voltage is shown in Fig.  2(b) . The overall trend is in accordance with pinch off devices which demonstrate the variation of device from on to off state. The maximum transconductance of 0.05 µS is calculated for both devices. Sharp decrease of transconductance presents the effect of positive gate voltage to deplete the channel. At low gate voltage the variation of the carriers and correspond current is not significant compare to the variation the gate voltage and consequently result in a decreasing value of the transconductance with increasing the gate voltage. However, with increasing the gate voltage above 0.5 V the carriers deplete more effectively and the rate of current variation is more comparing to the gate voltage variation. It should clearly mention here that at high values of the gate voltage the carriers already depleted and the transconductance saturate. In order to demonstration more clear picture about the effect of air gap variation on device performance we now look at the variation of some parameters inside the device.
The electric field affected on the majority carriers in direction perpendicular and parallel to the channel is presented in Fig. 3  (a) and (b) , respectively. Compared to the structure with 100 nm gap, normal and parallel electric field strength exhibited 18 and 25 % increase in the device with 50 nm gap. The appearance of the parallel electric field peak out of the gated area is a normal behavior of all junctionless transistors [20] . As a result of stronger electric field in the direction perpendicular to the current flow at smaller gate gap, it is expected that the arrangement of the carriers in the area under the gates can be more effectively modified in the device with smaller gap compare to the device with larger gap. According to the p-type channel, holes are the majority carriers and the lateral gates need to be biased with positive voltage in order to push the device to the off state. However, the electrons as the minority carriers attract to the gated area and as a consequence of the electron accumulation the area of higher potential energy forms in this area. This area of higher potential energy works as a barrier which trap the holes which pass through the channel. The valence band edge energy variation along the channel axis for varying gate gap is shown in Fig. 4a . It clearly shows the formation of stronger potential well as the gate gap decreased from 100 nm to 50 nm. This potential well works as a trap for majority carriers (holes). As a consequence, the number of majority carriers decreases significantly. In this situation there is a possibility of inverting the channel particularly in the device with smaller gap since the number of minority carriers becomes much higher, however the area under the gates is not able to easily invert since the adjoining p type regions. Even if it were to invert, the reverse bias p-region contacting this inversion layer (-V D ), would limit the transport in this layer. These accumulated electrons in the channel recombine with the holes and increase the recombination rate of device. This is more significant in the device with 50 nm gap compared to the devices with 100 nm gate gap. The SRH recombination rate is presented in Fig. 4b confirm the later discussion about the carrier recombination. According to the previous discussions, it is expected that in the device with gate gap larger that a critical value the device simply begins to behave like a resistor and the gate completely loss control over the carriers and consequently very low switching speed can be expected. It is predicted that at very higher gate and drain voltages these devices also show an acceptable switching speed and leakage current value. However, for the next generation of transistors low power consumption is a crucial issue which needs to be considered.
IV. CONCLUSIONS
In this work, the impact of nanosize air gap variation on the output characteristics of DGJLT is investigated. The characteristics clearly show that the air gap is an important parameter which can effectively improve the performance of the device. The smaller gap results in lower off current, since the on current remains unaltered. The variation of the characteristics with air gap is also explained based on electric field component variation in the channel, valence band edge energy, and the rate of recombination of the carriers.
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